We describe a 12-channel VMEbus-based pulse-height analysis board that was designed for use in a high-rate, multidetector, gamma-ray imaging system. This module was designed to minimize dead-time losses and to allow all key parameters to be software controlled. Gamma-ray detectors are connected directly to this module, eliminating the need for additional electronics.
I. INTRODUCTION
The need to instrument an array of 64 BGO detectors and provide very low dead-time and fast-processing capabilities led to the design of a VMEbus-based pulse-height analysis board, the VMEMCA. Several of these boards are used in the data acquisition system [I] developed for the nuclear resonance absorption project [2] . High single-channel instantaneous rates, up to 125-kHz, and low signal-to-noise ratios prompted us to design a module that could quickly process each overthreshold detector pulse. The charge-integration technique allows straightforward processing of each detector pulse without the need for charge preamps and shaping amplifiers. This technique also reduces the signal-processing time to the time it takes to integrate the charge from the photomultiplier tube (PMT). Another feature of the module is the dc-coupled analog signal path, which minimizes base-line shift.
Our BGO detectors, with an energy resolution of -15% for 37Cs, enabled us to use 8-bit flash analog-to-digital converters (ADCs). This resulted in adequate energy resolution with fast processing times.
II. VMEMCA MODULE OVERVIEW
The VMEMCA board (Figs. I and 2) occupies 2 VMEbus slots and consists of 3 major sections: the VMEMCA motherboard, 12 MCA plug-in boards, and a Mizar [3] MZ8135 CPU board. The VMEMCA motherboard is a 6U-sized VME board that has the circuitry for interfacing the 12 MCA plug-in cards with the MZ8135 CPU board. The motherboard also contains the control digital-to-analog converters (DACs) that set the gain, the offset, the LLD, etc., of the MCA boards; the circuitry for generating over-threshold digital outputs;
and the circuitry for driving activity indicators.
* This work was supported by the U.S. Federal Aviation Administration.
Each of the 12 MCA boards is a stand-alone, self-gated, pulse-height-analysis circuit that consists of the following: a programmable gain amplifier (PGA); a low-level discriminator (LLD); a charge integrator; an ADC; and a first-in-first-out (FIFO) memory. The MZ8135 CPU board (a commercial, 3U-sized, 68030 CPU running at 40MHz with 1 megabyte of dual-ported memory) reads data from and controls the 12 MCA boards. Programs are down loaded into the CPU's memory, which reads and processes the data, making it available to processors on the VMEbus via its dual-ported memory.
(1) When an input pulse from the detector goes over the LLD threshold, the charge integrator begins to integrate a delayed version of that pulse. (The integration time is software programmable from 100 ns to 3 ps.)
(2) Once the integration time has been completed, the 8-bit flash ADC digitizes the output level of the charge integrator and stores the data in the FIFO memory. The dead-time contribution, not including integration time, of the circuit is <IO0 ns, which is the sum of the digitization time and the integrator's reset time. (3) Concurrent with step 2, the CPU section reads each channel's FIFO sequentially and processes data into histograms and regions of interest (ROIs). To keep up with the average input rate, the CPU must be able to process events at a rate of 300 kHz. The parameters of the VMEMCA board can be changed under software control; they are the LLD setpoint, the gain, the integration time, and the low-and high-level reference inputs of the ADC. The ability to program the ADC's keference inputs allows the operator, in certain cases, to increase the effective resolution of the signal conversion.
The following relates briefly one channel's operation:
SINGLE-CHANNEL MCA CIRCUIT OPERATION
The single-channel MCA board (see Figs. 3 and 4) uses all surface mount components placed on a 6-layer, 4-by 13-cm printed circuit board. The following is a description of the MCA board's circuit operation.
Amplifiers U1A and U1B amplify and buffer the PMT signal AINPUT [the top trace of Fig. 5 is a typical signal from NaI(T1) detector after being amplified by UlA]. The output of U1B is then fed to comparator U9A, which is used as the LLD and gate generator. The LLD, GAIN, INTIM, VREFL, and VREFH signals are obtained from DACs on the VMEMCA's motherboard. A pulse-processing cycle begins when an input signal goes over the threshold set by the LLD set point. U9B and U17 form a programmable-gate-width terminates. This action resets U9A via the latch input LE, thus enabling another cycle to begin when the next input signal goes over the threshold. During a processing cycle, the input pulse is amplified by UlA, then delayed by delay line U2, and fed to U3, which is a current mode multiplier that is used as the programmable-gain and offset stage. This device (U3) gives us a programmable signal gain range of 0.05 to 2.5. The output of U3 then feeds through the analog switch U4A to U5, which is a FET input opamp used as the charge integrator. The output of the charge integrator is buffered by U16A; fed to the flash ADC (U6); then digitized at the end of the integration period. The ADC's data is loaded into FIFO U7. The ADC conversion is performed in 50ns, and the integrator settles in <50 ns after being reset. U16B provides a buffered linear output of the charge integrator for access on the front panel of the VMEMCA, (the bottom trace of Fig. 5 shows this output). IV. VMEMCA PERFORMANCE We tested the module with isotopic sources such as 137Cs and 6oCo at average rates of -50 kHz. Figure 6 shows a spectrum produced with these sources at that average rate. We obtained a 6.9% resolution for * 37Cs.
V. CONCLUSION
The VMEMCA module met all the design requirements for the project and is being used on another project using multiple BaF2 detectors. The modular design of the VMEMCA permits other functions, such as time-to-amplitude converters and higher resolution ADCs, to be implemented without redesigning the majority of the circuit. By using a commercial CPU and commercial real-time software, we delivered a working module in a short amount of time.
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